





PCB1




BANDEIRA DO BRASIL

MACNICA DHW		Copyright (c) Selgron	Rev: 0A
Page Title: cover.SchDoc			
Project name: Selgron Selegraos		Variant: [No Variations]	
Author: GOB		Revisor: GLM	
Date: Jun/2022		Sheet 1 of 14	Size: A4


Layout Guidelines:

Place these capacitors as close to each of these pins as is physically possible (VCC, ISF and IDVR)




Layout Guidelines:

The SHP and SHD tracks must have the same size. Placement of these two clock signals is critical in achieving the best performance from the CCD. An internal SHP/SHD delay (t_{ID}) of 3 ns is caused by internal propagation delays.



Layout Guidelines:


The SHP and SHD tracks must have the same size. Placement of these two clock signals is critical in achieving the best performance from the CCD. An internal SHP/SHD delay (t_{ID}) of 3 ns is caused by internal propagation delays.




MACNICA DHW		Copyright (c) Selgron	Rev: 0A
Page Title: <i>adc_green.SchDoc</i>			
Project name: Selgron Selegraos		Variant: [No Variations]	
Author: GOB		Revisor: GLM	
Date: Jun/2022		Sheet 4 of 14	Size: A4


Layout Guidelines:

The SHP and SHD tracks must have the same size. Placement of these two clock signals is critical in achieving the best performance from the CCD. An internal SHP/SHD delay (t_{ID}) of 3 ns is caused by internal propagation delays.






Make sure that in Quartus the pins connected to GND are defined as output and driving ground.



Replace these resistors for a 0R if RZQ is not in use

CycloneV 5CEBA2F23
VERSION : 1.1
PAGE : 8 of 11
DATE : MAY_2013





5CEBA5F23C8



Configurar os sinais DEV_CLRN, DEV_OE, CVP_CONF_DONE, NCEO e PR_REQUEST no quartus como pinos de I/O normais

CycloneV 5CEBA2F23
VERSION : 1.1
PAGE : 9 of 11
DATE : MAY_2013

5CEBA5F23C8



A

B

C


D

A

B


C

D




CycloneV 5CEBA2F23
VERSION : 1.1
PAGE : 3 of 11
DATE : MAY_2013

5CEBA5F23C8




CycloneV 5CEBA2F23
VERSION : 1.1
PAGE : 7 of 11
DATE : MAY_2013

5CEBA5F23C8



CycloneV 5CEBA2F23
VERSION : 1.1
PAGE : 6 of 11
DATE : MAY_2013

5CEBA5F23C8



A

B

C


D

A

B



C

D






CycloneV 5CEBA2F23
VERSION: 1.1
PAGE: 5 of 11
DATE: MAY_2013

5CEBA5F23C8




CycloneV 5CEBA2F23
VERSION: 1.1
PAGE: 4 of 11
DATE: MAY_2013

5CEBA5F23C8




The trace from this pin to the resistor needs to be routed so that it avoids any aggressor signals.





MACNICA D H W		Copyright (c) Selgron	Rev: 0A
Page Title: <i>fpga_gnd.SchDoc</i>			
Project name: Selgron Selegraos		Variant: [No Variations]	
Author: GOB		Revisor: GLM	
Date: Jun/2022		Sheet 10 of 14	Size: A4




RJ45-LEFTSIDE



RJ45-RIGHTSIDE



LEDS x4








DIP SWITCH x8





The ADP7118 have a SS pin (soft start), it can be left open for typical 380us start-up time, when an external soft start capacitor is used, the soft start time is determined by $SS_{time} = 360\mu s + (0.6 \times C_{ss})/I_{ss}$ (typ 1.15uA)

C210 and R69 should be mounted in order to reduce LDO output voltage noise if needed, output noise 91.6uV without C210 and R69, output noise 11.7uV with C210 and R69 mounted, $1/(1/R69+1/R68)$ must be in between 1% to 10% of R70 value

DO NOT GROUND SS PIN (pin 6)



MACNICA _{DHW} Copyright (c) Selgion		Rev: 0A
Page Title: linear_power_supply.SchDoc		
Project name: Selgion Selegraos	Variant: [No Variations]	
Author: GOB	Revisor: GLM	
Date: Jun/2022	Sheet 13 of 14	Size: A4



+1.1VD

+3.3VD

+5.0VD

+10.5VD

